

Analog Circuit Design using Agentic AI

Agentic Analog Circuit Optimization
(Based on GF-180nm, 3.3V Supply)

Mohamed Khaled Ezzeldin

Electronics and Communication Engineering

Supervised by :
Dr. Khaled Sharaf
Dr. Hesham Omran

July 23, 2026



OTA-5T Design Using AntiGravity + Gemini

Setup & Tools

LLM: Gemini Pro for Part 3, Gemini Flash for Parts 1 & 2.

Simulator: LTspice, Ngspice, or PyTorchSim (under development).


Automation Scripts & Circuit Wrappers: Python.

Analog Optimizer: Genetic Algorithm using SciPy.

Small ADT: For LUTs utilizing the LUT_FinderAgent (developed in Python).

Technology: GF-180nm, 3.3V Supply.

5T OTA Variables & Target Specifications



5T OTA Variables & Target Specifications

Feature Variables (Inputs):

These are the design parameters we need to size:

$$\vec{x} = [W_d, L_d, W_m, L_m, W_{ss}, L_{ss}, I_b, V_{ICM}]$$

Target Variables (Outputs):

We usually want certain outputs or target specs ($\vec{y}_{TG}$) from the circuit:

$$\vec{y} = [A_v, BW, UGF, CMRR, PM, P_W, SR, \\ V_{ICMIN}, V_{ICMAX}, V_{OUTMIN}, V_{OUTMAX}, V_{OUTCM}]$$

5T OTA Variables & Target Specifications

The Design Objectives:

$$A_v \geq A_{v,TG}$$

$$BW \geq BW_{TG}$$

$$UGF \geq UGF_{TG}$$

$$CMRR \geq CMRR_{TG}$$

$$PM \geq PM_{TG}$$

$$P_w \leq P_{wTG}$$

$$SR \geq SR_{TG}$$

$$V_{icmin} \leq V_{icminTG}$$

$$V_{icmax} \geq V_{icmaxTG}$$

$$V_{outmin} \leq V_{outminTG}$$

$$V_{outmax} \geq V_{outmaxTG}$$

$$V_{outCM} = V_{outCMTG}$$

Optimizing Simulation Speed


Optimizing Simulation Speed :

We will later discover that using this exact version of the target variables will be problematic. To get V_{ICMmin} and V_{ICMmax} , we would need to sweep VICM and perform an AC analysis per step to get a waveform for A_v vs. VICM

Then, from this, we have to find points where :

$$A_v(V_{ICM}) = 0.8A_v$$

Optimizing Simulation Speed



Optimizing Simulation Speed

The solution to this yields two values: V_{ICMmin} and V_{ICMmax} .

Instead of running a massive sweep inside an optimization loop (which is a disaster for simulation speed), we modify the condition.


Measuring differential gain at a certain input value only requires a single AC simulation. Thus, we directly use:

$$\begin{aligned}Av(V_{ICM} = V_{ICM,TGmin}) &\geq 0.8A_{v,TG} \\Av(V_{ICM} = V_{ICM,TGmax}) &\geq 0.8A_{v,TG}\end{aligned}$$

This boosts our simulation speed significantly


Optimizing Simulation Speed

Similarly, to get V_{outmin} and V_{outmax} , you traditionally have to do a DC sweep over the differential input and plot the output waveform & measure its maxima and minima



Optimizing Simulation Speed

Instead of doing a DC sweep, we configure the OTA as a buffer. In a buffer configuration, the circuit will do its best to make $V_{out} \approx V_{in}$



Optimizing Simulation Speed

If we use $V_{in} = V_{outminTG}$, the circuit will output $V_{outminactual}$:

$$V_{outminerr} = V_{outactual} - V_{outminTG}$$

If we use $V_{in} = V_{outmaxTG}$, the circuit will output $V_{outmaxactual}$:

$$V_{outmaxerr} = V_{outactual} - V_{outmaxTG}$$

These errors can simply be measured using a single DC Operating Point simulation

Optimizing Simulation Speed

Modified Target Variables:

$$Av(V_{ICM} = V_{ICMminTG}) \geq 0.8A_{vTG}$$

$$Av(V_{ICM} = V_{ICMmaxTG}) \geq 0.8A_{vTG}$$

$$Voutminerr(Vin = V_{outminTG}) \leq 0$$

$$Voutmaxerr(Vin = V_{outmaxTG}) \geq 0$$

Full New Target Variables Vector:

$$\vec{y} = [A_v, BW, UGF, CMRR, PM, P_W, SR, \\ Av(V_{ICM} = V_{ICMminTG}), Av(V_{ICM} = V_{ICMmaxTG}), \\ Voutminerr(Vin = V_{outminTG}), Voutmaxerr(Vin = V_{outmaxTG}), \\ V_{OUTCM}]$$

Optimizing Simulation Speed

Full Modified Target Specs:

$$Av \geq A_{v,TG}$$

$$BW \geq BW_{TG}$$

$$UGF \geq UGF_{TG}$$

$$CMRR \geq CMRR_{TG}$$

$$PM \geq PM_{TG}$$

$$P_w \leq P_{wTG}$$

$$SR \geq SR_{TG}$$

$$Av(V_{ICM} = V_{ICMminTG}) \geq 0.8A_{vTG}$$

$$Av(V_{ICM} = V_{ICMmaxTG}) \geq 0.8A_{vTG}$$

$$V_{outminerr}(V_{in} = V_{outminTG}) \leq 0$$

$$V_{outmaxerr}(V_{in} = V_{outmaxTG}) \geq 0$$

$$V_{outCM} = V_{outCMTG}$$

The 5T OTA as a Mathematical Function

Neither Python nor an LLM model can access the circuit as a schematic topology directly. We use a Python function called a **Circuit Wrapper**.

A wrapper is a Python script that takes the design features (*e. g.*, $Ld, Wd, Lm, Wm, Lss, Wss, Ib$) as inputs, calls the simulator, and outputs the results back.

It converts the 5T OTA into a simple mathematical function:
$$(\vec{y} = f(\vec{x}))$$

To Python and the LLM, the circuit is simply a function mapping an input vector of numbers to an output vector.

The 5T OTA as a Mathematical Function

$$\vec{x} = [W_d, L_d, W_m, L_m, W_{ss}, L_{ss}, I_b, V_{ICM}]$$

$$\begin{aligned} \vec{y} = & [A_v, BW, UGF, CMRR, PM, P_W, SR, \\ & Av(V_{ICM} = V_{ICMminTG}), Av(V_{ICM} = V_{ICMmaxTG}), \\ & Voutminerr(Vin = V_{outminTG}), \\ & Voutmaxerr(Vin = V_{outmaxTG}), V_{OUTCM}] \end{aligned}$$

$$\vec{y} = f(\vec{x})$$

The Design Plan

We can't just give the LLM our targets ($\vec{y}_{TG}$) and ask it to find the best possible ($\vec{x}_{opt}$) such that ($f(\vec{x}_{opt}) \approx \vec{y}_{TG}$).

Even with a powerful LLM (+35B model), treating it like a "spice monkey" forces it to guess iteratively. This consumes the limited token quota in the session and usually fails.

Instead of treating the LLM as an iterator, we treat it as a reasoning model (Junior Designer) whom we teach the design methodology via a .md file.

The Design Plan

Step 1: Initial Sizing via gm/ID

We write a .md file explaining the step-by-step methodology to obtain an initial design point ($\vec{x}_{init}$).

Since LLMs are reasoning models, not calculators. To solve for specific parameter lookups, we utilize a small ADT (simple python code that implements LUT_finder).

For example, if the LLM determines that M_1 requires a $gm/ID = 10$ and $L_1 = 1\mu m$, it will query the LUT_FinderAgent to obtain the exact transistor width, bypassing its own computational limits.

The Design Plan

When simulating $\vec{x}_{\text{init}}$ using the simulator (or in our case the circuit wrapper) the output $\vec{y}_{\text{init}} = f(\vec{x}_{\text{init}})$ will be close to $\vec{y}_{\text{TG}}$, but rarely perfect on the first try.

A Junior Designer will not know what to do. (In this case the LLM won't know what to do) so in order to not consume our valuable tokens & simulations (to prevent the LLM from going back to acting like an iterator or a spice monkey) we use a Python tool called the optimizer.

(mostly Genetic Algorithm optimizer, bec. analog design is a non-convex optimization problem GA is most suited for this task).

The Design Plan

Step 2: The Optimizer

Since the LLM shouldn't waste tokens doing trial and error, we pass $\vec{x}_{\text{init}}$ to a Python optimizer. We mostly use a Genetic Algorithm (GA) because analog design is a non-convex optimization problem, though Particle Swarm or Bayesian optimizers are also valid.

Similar to the pythonic view of the circuit wrapper, the optimizer uses the circuit wrapper function to treat the analog design problem as a completely mathematical problem.

The Design Plan

The optimizer treats the design as a math problem:

find $\vec{x}_{opt}$ such that $f(\vec{x}_{opt}) \approx \vec{y}_{TG}$. To do this, we define a loss function L_{tot}

Loss Functions:

1. For specs to maximize (Av,BW,UGF,CMRR,PM,SR):

If $\vec{y}_A$ is the subset of outputs we want to maximize, and $\vec{y}_{A,TG}$ are the targets

$$L_{A_k} = ReLU \left(\frac{y_{A_k,TG} - y_{A_k}}{|y_{A_k,TG}|} \right)$$

$$L_A = \sum_{k=1}^{l_A} L_{A_k}$$

The Design Plan

$$L_A = \sum_{k=1}^{l_A} \text{ReLU} \left(\frac{y_{A_k, TG} - y_{A_k}}{|y_{A_k, TG}|} \right)$$

(If the target is achieved, $y_{A_k} \geq y_{A_k, TG}$, the inner term is negative, and ReLU outputs 0 loss).

2. For specs to minimize

($P_W, V_{out, min, err}, V_{out, max, err}$):

$$L_{B_k} = \text{ReLU} \left(\frac{y_{B_k} - y_{B_k, TG}}{|y_{B_k, TG}|} \right)$$

$$L_B = \sum_{k=1}^{l_B} L_{B_k}$$

The Design Plan

$$L_B = \sum_{k=1}^{l_B} \text{ReLU} \left(\frac{y_{B_k} - y_{B_k,TG}}{|y_{B_k,TG}|} \right)$$

3. For specs to equate (Vout,CM):

$$L_{C_k} = \left(\frac{y_{C_k} - y_{C_k,TG}}{|y_{C_k,TG}|} \right)$$

$$L_C = \sum_{k=1}^{l_B} L_{C_k}$$

$$L_C = \sum_{k=1}^{l_B} \left(\frac{y_{C_k} - y_{C_k,TG}}{|y_{C_k,TG}|} \right)$$

The Design Plan

Total Loss:

$$L_{tot} = LA + LB + LC$$

The GA minimizes this total loss:

$$\min_{\vec{x}} L_{tot}(f(\vec{x}) - \vec{y}_{TG})$$

By giving the optimizer a strong initial design point ($\vec{x}_{init}$) and a bounded search space, it acts like searching for a key in a specific drawer rather than blindly wandering the neighborhood

The Design Plan

One might think if the optimizer can do this on his own & find the optimal sizing, why not just discard the LLM & focus on the optimizer alone!!

For 2 important reasons, the first is you can't guarantee your loss will always go down overall & the second is even if your loss is decaying & you are converging, it might take you infinite iterations to converge.

In real world analog design, you can't do an infinite number of simulations on a single circuit, that defeats the whole concept of design.

The Design Plan

So how do we help the optimizer?!

By giving it a good initial design point & a limited/bounded space to search for the design point in.

Think of it like that if I tell you to search for a key in your closet it's easy, if I ask you to search in your room a little harder but if I ask you to search for it in the house or in the entire neighborhood it's almost impossible.

This is why the optimizer can't do it alone.

The Optimizer is simply a search engine not a designer .

The Design Plan

Using the optimizer alone to find the design point is similar to searching for a needle in a haystack.

The optimizer needs the LLM's logic & reasoning to get a good initial guess to start from: $\vec{x}_{\text{init}}$

The LLM needs the precision & calculations of the optimizer to smart search the design space instead of guessing & trial & error.

The Design Plan

$$[y_1 \ y_2 \ y_3 \ \dots \ y_m] = f(x_1, x_2, x_3, \dots, x_n)$$

$$\vec{y} = f(\vec{x})$$

$$GA[f(\vec{x}), \vec{x}_{\text{init}}, \vec{y}_{TG}, (\vec{x}_{lb}, \vec{x}_{ub}), N_{\text{maxsim}}]$$

The GA should output : $\vec{x}_{\text{opt}}$ such that $f(\vec{x}_{\text{opt}}) \approx \vec{y}_{TG}$

The Design Plan

Step 3: Trade-offs (The Senior Designer)

The GA is bounded by `max_sim` (maximum number of simulations/ iterations). If it fails to reach , we rely on the ultimate laws of analog design: **Trade-offs**.

Navigating trade-offs requires advanced logic and reasoning, akin to a Senior Designer.

This cannot be done efficiently by a mid-level model executing a step-by-step guide. We switch to our highest reasoning model (Gemini Pro) equipped with a specific `.md` file detailing circuit trade-offs for this OTA topology.

The Design Plan

Summary of the 3-Part Architecture:

1. Initial Design Point Calculation:

Using Gemini Flash (mid-level reasoning)
+ LUT_FinderAgent guided by a .md file.

2. Optimizer Execution:

Zero reasoning. Simply runs the GA Python script to minimize the mathematical loss function.

3. Trade-offs:

If necessary, Gemini Pro (highly advanced reasoning) evaluates the GA output and intelligently adjusts size based on a trade-offs .md file to finalize the design.

Initial Design Point Prompt

@Prompt 1 Initial Design Point Calculation.md @specs.md

Read the system instructions and step-by-step mathematical guide in the Prompt 1 file, and apply them using the target parameters provided in the specs file. Execute the full g_m/I_D methodology to find $\vec{x}_{init}$, write the Design_Initialization.py file, run the evaluate_5t_ota_Itspice wrapper simulation, and generate the final [PASS/FAIL] output table.

Please output the final table here in the chat and write it to results after Design initial design point.txt. Ensure all dB-to-linear conversions are handled before starting the math.

Initial Design Point Prompt

c:\Users\Mohamed\Desktop\ML\CAD_projects\Netlists\GF_180nm_tech_work\project / OTA Design Point Optimization

Open IDE

Specs.md .md

Prompt 1 Initial Design Point Calculation.md

Read the system instructions and step-by-step mathematical guide in the Prompt 1 file, and apply them using the

prompt instructions and apply them to the given file.

Worked for 3m

I have completed the g_m/I_D design methodology calculations, written the `Design_Initialization.py` file, executed the LTspice circuit simulation wrapper `evaluate_5t_ota_ltspice`, and saved the performance table to

results after Design initial design point.txt:

1. Target Specifications & Pre-Calculation Conversions

All decibel specs were converted to linear units prior to running the g_m/I_D methodology:

- $A_{v,TG,linear} \cdot 10^{\left(\frac{30dB}{20}\right)} = 31.6228$
- $CMRR_{TG,linear} \cdot 10^{\left(\frac{60dB}{20}\right)} = 1000.0$

Step 0 Overspecified Targets:

- $A_{v,TG} = 31.6228 \times 1.1 = 34.7851$ (linear)
- $UGF_{TG} = 10 \text{ MHz} \times 1.1 = 11.00 \text{ MHz}$
- $CMRR_{TG} = 1000.0 \times 1.1 = 1100.0$ (linear)

Initial Design Point Prompt

Specs.md .md

Prompt 1 Initial Design Point Calculation.md

Read the system instructions and step-by-step mathematical guide in the Prompt 1 file, and apply the

target parameters provided in the specs file.

12:31 AM



Step 0 Overspecified Targets:

- $A_{v,TG} = 31.6228 \times 1.1 = 34.7851$ (linear)
- $UGF_{TG} = 10 \text{ MHz} \times 1.1 = 11.00 \text{ MHz}$
- $CMRR_{TG} = 1000.0 \times 1.1 = 1100.0$ (linear)
- $V_{iCMTGmin} = 2.1 \text{ V} \times 0.95 = 1.9950 \text{ V}$
- $V_{iCMTGmax} = 2.4 \text{ V} \times 1.05 = 2.5200 \text{ V}$

Initial Design Point Prompt

2. Calculated Initial Sizing Vector ($\vec{x}_{init}$)

The parameters generated and saved into  Design_Initialization.py are:

```
python
```

```
W_d = 8.828030e-06 # 8.8280 um
L_d = 3.600000e-07 # 0.3600 um
W_m = 2.654927e-07 # 0.2655 um
L_m = 3.000000e-07 # 0.3000 um
W_ss = 1.357022e-06 # 1.3570 um
L_ss = 2.000000e-05 # 20.0000 um
W_B = 2.011153e-06 # 2.0112 um
```

3. Simulation Results & Specification Performance Table

Initial Design Point Prompt

3. Simulation Results & Specification Performance Table

--- SPECIFICATION PERFORMANCE ---

Spec	Target	Achieved	Status
Av	>= 30.00 dB	31.64 dB	[PASS]
UGF	>= 10.00 MHz	9.77 MHz	[FAIL]
CMRR	>= 60.00 dB	95.57 dB	[PASS]
PM	>= 60.00 deg	90.51 deg	[PASS]
Pw	<= 300.00 uW	49.40 uW	[PASS]
Av_VICM_MIN	>= 28.06 dB	32.04 dB	[PASS]
Av_VICM_MAX	>= 28.06 dB	31.35 dB	[PASS]

Initial Design Point Prompt

4. Summary & Observations

- **Achieved Specs (PASS):** A_v , CMRR, PM, P_w , $A_v(V_{iCM,min})$, and $A_v(V_{iCM,max})$ comfortably met their target specs.
- **Unachieved Spec (FAIL):** UGF reached **9.77 MHz**, which is slightly below the 10.00 MHz target.
- The output table and calculated initial sizing parameters have been persisted to  **results after Design initial design point.txt**.

Execute run_full_evaluation.py finished >

The background task executing `run_full_evaluation.py` has finished executing successfully.

Verification Summary:

- `Design_Initialization.py`: Created and verified with full g_m/I_D design parameters ( `Design_Initialization.py`).
- **Simulation Wrapper** (`evaluate_5t_ota_1tspice`): Executed cleanly without errors.
- **Results File**: Generated and verified at  **results after Design initial design point.txt**.

Initial Design Point Prompt

Execute run_full_evaluation.py finished >

The background task executing `run_full_evaluation.py` has finished executing successfully.

Verification Summary:


- `Design_Initialization.py`: Created and verified with full g_m/I_D design parameters ( `Design_Initialization.py`).
- **Simulation Wrapper** (`evaluate_5t_ota_1tspice`): Executed cleanly without errors.
- **Results File**: Generated and verified at  `results after Design initial design point.txt`.

All calculations and outputs match the specification targets and guidelines provided.

5 files changed +512-0 >

 Review

Initial Design Point Prompt



Optimizer Execution Prompt

@Prompt 2 Genetic Algorithm Optimization_3.md @results after Design initial design point.txt @specs.md

Please read the instructions in Prompt 2. Start by checking the results text file to see if the initial design point achieved all the target specifications.

If any specs failed, immediately proceed to execute the Genetic Algorithm optimization strictly following the Python templates, bounds, and variables defined in the prompt. Extract the targets from the specs file, run the GA, verify the output using the circuit wrapper, and generate the final GA_Optimization_Report.txt and OptimizerVerify.txt tables.

Output the final tables here in the chat when you are done.

Optimizer Execution Prompt

Users\Mohamed\Desktop\ML\CAD_projects\Netlists\GF_180nm_tech_work\project / OTA Design Point Optimization

Open IDE

"" Prompt 2 Genetic Algorithm Optimization.md "" Specs.md results after Design initial design point.txt
Please read the instructions in Prompt 2. Start by checking the results text file to see if the initial design point achieved all the target specifications.

Worked for 31s >

Task `task-77` has been launched in the background to execute the Genetic Algorithm optimization (`run_ga_optimization.py`) in the `Thesis_Optimizer_Sandbox_Copy` environment. I will wait for the simulation loop to complete and then display the final reports and verification tables.

Execute `run_ga_optimization.py` finished >

Thought for 1s >

The Genetic Algorithm (GA) optimization has completed successfully. Below are the steps performed, the optimal transistor sizing parameters ($\vec{x}_{opt}$), and the final verification tables.

Step 1: Initial Point Check

From results after Design initial design point.txt:

- **UGF Achieved:** 9.77 MHz (Target ≥ 10.00 MHz) $\rightarrow$ **[FAIL]**
- Since not all target specifications were met at the initial design point, the Genetic Algorithm optimizer was executed.

Optimizer Execution Prompt

Step 7: Final Optimization Report (GA_Optimization_Report.txt)

FINAL OPTIMIZATION REPORT

--- OPTIMAL DESIGN PARAMETERS (x_opt) ---

```
x[0] = Wd_opt  := 2.493329e-05 m (24.9333 um)
x[1] = Ld_opt  := 2.089402e-06 m (2.0894 um)
x[2] = Wm_opt  := 3.097749e-05 m (30.9775 um)
x[3] = Lm_opt  := 3.099822e-06 m (3.0998 um)
x[4] = Wss_opt := 2.616833e-05 m (26.1683 um)
x[5] = Lss_opt := 1.870024e-05 m (18.7002 um)
x[6] = WB_opt  := 7.323987e-06 m (7.3240 um)
```

--- SPECIFICATION PERFORMANCE ---

Spec	Target	Achieved	Status
------	--------	----------	--------

Optimizer Execution Prompt

+ New Conversation

Conversation History

Scheduled Tasks

Projects

c:\Users\Mohamed\Desktop\ML\CAD_projects\...

OTA Design Point Optimizationnow

GF_180nm_tech_work

c:\Users\Mohamed\Desktop\ML\CAD_projects\...

No conversations yet

c:\Users\Mohamed\Desktop\ML\CAD_projects\...

Conversations

Developing a differentiable simulator is a massi... 5d

*** Prompt 2 Genetic Algorithm Optimization.md *** Specs.md results after Design initial design point.txt

Please read the instructions in Prompt 2. Start by checking the results text file to see if the initial design point achieved all the target specifications

FINAL OPTIMIZATION REPORT

--- OPTIMAL DESIGN PARAMETERS (x_opt) ---

x[0] = Wd_opt := 2.493329e-05 m (24.9333 um)

x[1] = Ld_opt := 2.089402e-06 m (2.0894 um)

x[2] = Wm_opt := 3.097749e-05 m (30.9775 um)

x[3] = Lm_opt := 3.099822e-06 m (3.0998 um)

x[4] = Wss_opt := 2.616833e-05 m (26.1683 um)

x[5] = Lss_opt := 1.870024e-05 m (18.7002 um)

x[6] = Wb_opt := 7.323987e-06 m (7.3240 um)

--- SPECIFICATION PERFORMANCE ---

Spec	Target	Achieved	Status
Av	>= 30.00 dB	52.82 dB	[PASS]
UGF	>= 10.00 MHz	24.55 MHz	[PASS]
CMRR	>= 60.00 dB	118.83 dB	[PASS]
PM	>= 60.00 deg	66.83 deg	[PASS]
Pw	<= 300.00 uW	137.94 uW	[PASS]
Av_VICM_MIN	>= 28.06 dB	53.14 dB	[PASS]
Av_VICM_MAX	>= 28.06 dB	52.55 dB	[PASS]

Optimizer Execution Prompt

```
=====
FINAL OPTIMIZATION REPORT
=====

--- OPTIMAL DESIGN PARAMETERS (x_opt) ---
x[0] = Wd_opt := 2.493329e-05 m (24.9333 um)
x[1] = Ld_opt := 2.089402e-06 m (2.0894 um)
x[2] = Wm_opt := 3.097749e-05 m (30.9775 um)
x[3] = Lm_opt := 3.099822e-06 m (3.0998 um)
x[4] = Wss_opt := 2.616833e-05 m (26.1683 um)
x[5] = Lss_opt := 1.870024e-05 m (18.7002 um)
x[6] = WB_opt := 7.323987e-06 m (7.3240 um)

--- SPECIFICATION PERFORMANCE ---
Spec          | Target          | Achieved         | Status
-----
Av             | >= 30.00 dB     | 52.82 dB         | [PASS]
UGF            | >= 10.00 MHz    | 24.55 MHz        | [PASS]
CMRR           | >= 60.00 dB     | 118.83 dB        | [PASS]
PM             | >= 60.00 deg    | 66.83 deg        | [PASS]
Pw             | <= 300.00 uW    | 137.94 uW        | [PASS]
Av_VICM_MIN    | >= 28.06 dB     | 53.14 dB         | [PASS]
Av_VICM_MAX    | >= 28.06 dB     | 52.55 dB         | [PASS]
=====
```

Optimizer Execution Prompt

Saved to:  GA_Optimization_Report.txt

Step 8: Circuit Wrapper Verification (OptimizerVerify.txt)

Re-evaluating the circuit with $\vec{x}_{opt}$ using `evaluate_5t_ota_ltspace`:

Verify_Optimizer_Output

- ```
=====
Verify_Optimizer_Output
=====
1. Av : 52.8217 dB
2. BW : 71.42 kHz
3. UGF : 24.55 MHz
4. CMRR : 118.8301 dB
5. PM : 66.83 deg
6. Power : 137.94 uW
7. Slew Rate : 35.98 V/us
8. Av(@TGT_VICM_MIN) : 53.14 dB
9. Av(@TGT_VICM_MAX) : 52.55 dB
10. VOUT_MIN Err : 4.82 mV
11. VOUT_MAX Err : -1.57 mV
```

# Optimizer Execution Prompt

📄 Prompt 2 Genetic Algorithm Optimization.md 📄 Specs.md 📄 results after Design initial design point.txt

Please read the instructions in Prompt 2. Start by checking the results text file to see if the initial design point achieved all the target specifications

```
2. UGF : 24.55 MHz
4. CMRR : 118.8301 dB
5. PM : 66.83 deg
6. Power : 137.94 uW
7. Slew Rate : 35.98 V/us
8. Av(@TGT_VICM_MIN) : 53.14 dB
9. Av(@TGT_VICM_MAX) : 52.55 dB
10. VOUT_MIN Err : 4.82 mV
11. VOUT_MAX Err : -1.57 mV
12. VOUT_CM : 1.88 V
```

=====

--- Verify Optimizer Output ---

| Spec        | Target       | Achieved  | Status |
|-------------|--------------|-----------|--------|
| Av          | >= 30.00 dB  | 52.82 dB  | [PASS] |
| UGF         | >= 10.00 MHz | 24.55 MHz | [PASS] |
| CMRR        | >= 60.00 dB  | 118.83 dB | [PASS] |
| PM          | >= 60.00 deg | 66.83 deg | [PASS] |
| Pw          | <= 300.00 uW | 137.94 uW | [PASS] |
| Av_VICM_MIN | >= 28.06 dB  | 53.14 dB  | [PASS] |
| Av_VICM_MAX | >= 28.06 dB  | 52.55 dB  | [PASS] |

=====

# Optimizer Execution Prompt

Saved to:  OptimizerVerify.txt

---

## Conclusion

All 7 performance target specifications are now **100% achieved** ( **[PASS]** ) after Genetic Algorithm optimization:

- **Gain ( $A_v$ ):** Increased from 31.64 dB to 52.82 dB
- **UGF:** Increased from 9.77 MHz to 24.55 MHz
- **CMRR:** Increased from 95.57 dB to 118.83 dB
- **Power:** 137.94  $\mu$ W (well under 300  $\mu$ W limit)
- **Phase Margin:** 66.83° (above 60° limit)

1 file changed +204-0 >

 Review

# Optimizer Execution Prompt



## Trade Offs Prompt

Since all specs were already achieved after the Optimization Using GA , we don't have to do this step, but we will still do it for clarifying the process and because there will be some designs that will unfortunately fail even after the optimization process.

In the approach here , instead of coming up with a new circuit that fails the spec , we just modify our specs to newer ones and tell the Tradeoffs agent that the optimizer couldn't achieve this and give him a design map that contains the trade offs and a search tool that limits him to do only 20 simulations and helps him run adaptive search (by automatically changing the step size for the agent) so as not to waste the 20 simulation runs looping and stepping .

## Trade Offs Prompt

The idea is to use the Agent as a Senior Analog Design Engineer who simply looks at the map of design trade offs and decides on a plan of what are the primary parameters that he should start with and what are the secondary parameters that won't be as much useful to him so as not to waste those precious 20 simulation runs running in circles .

Since we don't the AI agent wasting his time trying to step W by 5% then try again 10% then find the specs fail and go back to 5% steps we implement and adaptive stepping tool that does this for him , all the AI agent has to do is to decide on the big plan on the system level . We utilize his logic and reasoning and the tool does the smart stepping and sweeping for him

# Trade Offs Prompt

📄 Prompt 3 Heuristic Trade-off & Fine-Tuning.md 📄 New\_Specs.md 📄 OLD\_Params\_and\_Specs.txt

Please read the attached instructions in Prompt 3 Heuristic Trade-off & Fine-Tuning.md. It contains my complete framework, the baseline safe specs, the Designer's Map, and the new target specifications.

Worked for 1m >

I have created the adaptive search script (`run_heuristic_tuning.py`) according to the heuristic rules and started running it in the `Thesis_optimizer_Sandbox_Copy` environment.

The strategy was developed based on the Designer's Map:

1. **Primary Choice:** Increase  $W_{ss}$ . This increases UGF without negatively impacting PM (which is the most sensitive specification, with only a ~6 degree passing margin). It does decrease  $A_v$ , CMRR, and  $V_{iCMmin}$ , and it increases power ( $P_w$ ), but we currently have a massive passing margin on all of those metrics.
2. **Contingency 1:** Decrease  $W_B$ . Similar safe effects to  $W_{ss}$ .
3. **Contingency 2:** Increase  $W_d$ . This would increase UGF, but at the cost of decreasing PM, making it the riskiest valid choice.

I will monitor the background simulation and report back with the final results as soon as the execution finishes!

Run python script finished >

Thought for 1s >

The adaptive search has successfully completed!

# Trade Offs Prompt

📄 Prompt 3 Heuristic Trade-off & Fine-Tuning.md 📄 New\_Specs.md 📄 OLD\_Params\_and\_Specs.txt

Please read the attached instructions in Prompt 3 Heuristic Trade-off & Fine-Tuning.md. It contains my complete framework, the baseline safe specs, the Designer's Map, and the new target specifications.

Run python script finished >

Thought for 1s >

The adaptive search has successfully completed!

By applying the heuristic trade-off strategy, we successfully increased the UGF past the 30 MHz target by increasing the tail current source width ( $W_{ss}$ ). Because we had massive margins on Power, DC gain, and CMRR, we were able to safely trade off some of those metrics for higher speed without violating any of our baseline constraints. Importantly, modifying  $W_{ss}$  had virtually zero impact on the Phase Margin (PM), ensuring our stability remained solid.

Here is the final report, which has also been saved to `Final_Fine_Tuned_Report.txt`:

```
=====
TRADE-OFF FINE TUNING REPORT
=====
```

```
--- HEURISTIC REASONING ---
```

```
Target: Increase UGF to >= 30 MHz
```

```
Chosen Parameter(s): Wss, WB, Wd
```

```
Reasoning: Increasing Wss increases UGF while keeping PM constant, and its negative impacts (Av, CMRR, Av_VICM_MIN, Pw) all have massive passing margins. Decreasing WB has a similar safe effect.
```

```
--- BEST FINE-TUNED PARAMETERS (x_best) ---
```

```
x[0] = Wd := 2.493329e-05
```

```
x[1] = Ld := 2.089402e-06
```

# Trade Offs Prompt



```
=====
TRADE-OFF FINE TUNING REPORT
=====
--- HEURISTIC REASONING ---
Target: Increase UGF to >= 30 MHz
Chosen Parameter(s): Wss, WB, Wd
Reasoning: Increasing Wss increases UGF while keeping PM constant, and its negative impacts (Av, CMRR,
Av_VICM_MIN, Pw) all have massive passing margins. Decreasing WB has a similar safe effect.
--- BEST FINE-TUNED PARAMETERS (x_best) ---
x[0] = Wd := 2.493329e-05
x[1] = Ld := 2.089402e-06
x[2] = Wm := 3.097749e-05
x[3] = Lm := 3.099822e-06
x[4] = Wss := 3.808277e-05
x[5] = Lss := 1.870024e-05
x[6] = WB := 7.323987e-06

--- Specification Performance ---
Spec | Target | Achieved | Status

UGF | >= 30.00 MHz | 30.20 MHz | [PASS]
Av | >= 30.00 dB | 51.98 dB | [PASS]
CMRR | >= 60.00 dB | 116.21 dB | [PASS]
```

# Trade Offs Prompt

📄 Prompt 3 Heuristic Trade-off & Fine-Tuning.md 📄 New\_Specs.md 📄 OLD\_Params\_and\_Specs.txt

Please read the attached instructions in Prompt 3 Heuristic Trade-off & Fine-Tuning.md. It contains my complete framework, the baseline safe specs, the Designer's Map, and the new target specifications.

```
x[1] = Ld := 2.089402e-06
x[2] = Wm := 3.097749e-05
x[3] = Lm := 3.099822e-06
x[4] = Wss := 3.808277e-05
x[5] = Lss := 1.870024e-05
x[6] = WB := 7.323987e-06
```

--- Specification Performance ---

| Spec        | Target       | Achieved  | Status |
|-------------|--------------|-----------|--------|
| UGF         | >= 30.00 MHz | 30.20 MHz | [PASS] |
| Av          | >= 30.00 dB  | 51.98 dB  | [PASS] |
| CMRR        | >= 60.00 dB  | 116.21 dB | [PASS] |
| PM          | >= 60.00 deg | 66.27 deg | [PASS] |
| Pw          | <= 300.00 uW | 187.10 uW | [PASS] |
| Av_VICM_MIN | >= 28.06 dB  | 52.50 dB  | [PASS] |
| Av_VICM_MAX | >= 28.06 dB  | 51.53 dB  | [PASS] |

=====

All new targets specified in `New_Specs.md` have now been achieved! Is there anything else you would like to run on this design?

# Trade Offs Prompt

✱ Prompt 3 Heuristic Trade-off & Fine-Tuning.md OLD\_Params\_and\_Specs.txt ✱ New\_Specs.md  
The New\_Specs.md was modified again , so we need you to reexecute

Worked for 32s >

I've identified the new target: power consumption ( $P_W$ ) needs to be minimized to  $\leq 100 \mu\text{W}$ .

Using the Designer's Map, I've constructed a new execution plan:

1. **Primary Choice:** Decrease  $W_{ss}$ . This directly decreases  $P_W$  while keeping the sensitive Phase Margin (PM) constant. It does decrease UGF, but our current UGF (24.55 MHz) has a massive margin above the new 10 MHz target. It also beneficially increases  $A_v$  and CMRR.
2. **Contingency 1:** Increase  $W_B$ . This has similarly safe effects, decreasing  $P_W$  and UGF while keeping PM constant and increasing  $A_v$  and CMRR.

I've written the updated adaptive search script and it is currently running in the background. I will report the final optimized parameters and specs as soon as the simulation completes!

Run python script finished >

Thought for 1s >

The adaptive search for the updated targets has successfully completed!

By relying on the Designer's Map, we successfully minimized power consumption ( $P_w$ ) below the new  $100 \mu\text{W}$  target by decreasing the tail current source width ( $W_{ss}$ ). Because we had a large passing margin on our UGF spec (24.55 MHz vs the new 10 MHz target), we were able to safely trade off some speed for lower power. Decreasing  $W_{ss}$  also beneficially increased our DC gain ( $A_v$ ) and CMRR, while keeping the Phase Margin (PM) stable!

# Trade Offs Prompt

I've written the updated adaptive search script and it is currently running in the background. I will report the final optimized parameters and specs as soon as the simulation completes!

Run python script finished >

Thought for 1s >

The adaptive search for the updated targets has successfully completed!

By relying on the Designer's Map, we successfully minimized power consumption ( $P_w$ ) below the new  $100\ \mu W$  target by decreasing the tail current source width ( $W_{ss}$ ). Because we had a large passing margin on our UGF spec (24.55 MHz vs the new 10 MHz target), we were able to safely trade off some speed for lower power. Decreasing  $W_{ss}$  also beneficially increased our DC gain ( $A_v$ ) and CMRR, while keeping the Phase Margin (PM) stable!

Here is the final report, which has also been written to `Final_Fine_Tuned_Report.txt`:

```
=====
TRADE-OFF FINE TUNING REPORT
=====
```

```
--- HEURISTIC REASONING ---
```

```
Target: Decrease Pw to <= 100 uW
```

```
Chosen Parameter(s): Wss, WB
```

```
Reasoning: Decreasing Wss decreases Pw while keeping PM constant. The only negative impact is decreasing
```

# Trade Offs Prompt

```
=====
TRADE-OFF FINE TUNING REPORT
=====

--- HEURISTIC REASONING ---
Target: Decrease Pw to <= 100 uW
Chosen Parameter(s): Wss, WB
Reasoning: Decreasing Wss decreases Pw while keeping PM constant. The only negative impact is decreasing
UGF, which has a massive passing margin (24.55 MHz vs 10 MHz). Increasing WB acts as a similarly safe
contingency.
--- BEST FINE-TUNED PARAMETERS (x_best) ---
x[0] = Wd := 2.493329e-05
x[1] = Ld := 2.089402e-06
x[2] = Wm := 3.097749e-05
x[3] = Lm := 3.099822e-06
x[4] = Wss := 1.020251e-05
x[5] = Lss := 1.870024e-05
x[6] = WB := 7.323987e-06

--- Specification Performance ---

Spec	Target	Achieved	Status
Pw	<= 100.00 uW	72.04 uW	[PASS]
AV	>= 30.00 dB	53.75 dB	[PASS]


```

Ask anything, @ to mention, / for actions

# Trade Offs Prompt

🔗 Prompt 3 Heuristic Trade-off & Fine-Tuning.md 📄 OLD\_Params\_and\_Specs.txt 🔗 New\_Specs.md

The New\_Specs.md was modified again , so we need you to reexecute

concurrency.

--- BEST FINE-TUNED PARAMETERS (x\_best) ---

x[0] = Wd := 2.493329e-05

x[1] = Ld := 2.089402e-06

x[2] = Wm := 3.097749e-05

x[3] = Lm := 3.099822e-06

x[4] = Wss := 1.020251e-05

x[5] = Lss := 1.870024e-05

x[6] = WB := 7.323987e-06

--- Specification Performance ---

| Spec        | Target       | Achieved  | Status |
|-------------|--------------|-----------|--------|
| Pw          | <= 100.00 uW | 72.04 uW  | [PASS] |
| Av          | >= 30.00 dB  | 53.75 dB  | [PASS] |
| UGF         | >= 10.00 MHz | 13.49 MHz | [PASS] |
| CMRR        | >= 60.00 dB  | 123.94 dB | [PASS] |
| PM          | >= 60.00 deg | 69.53 deg | [PASS] |
| Av_VICM_MIN | >= 28.06 dB  | 53.83 dB  | [PASS] |
| Av_VICM_MAX | >= 28.06 dB  | 53.66 dB  | [PASS] |

All updated targets have been successfully achieved! Is there anything else you'd like to work on?

## Trade Offs Prompt

### Side Note :

Gemini 3.1 Pro AI Agent is smart enough to detect that you are inputting the same file and can actually check whether the specs were already achieved or not from the start .

If you give him a new spec and tell him to achieve it , the agent won't make a plan or execute the adaptive search method until he checks that there is an unachieved spec .

This is what happens when you enter an already achieved specs :

# Trade Offs Prompt

:



No read the file again **↗** Prompt 3 Heuristic Trade-off & Fine-Tuning.md **↗** New\_Specs.md

 OLD\_Params\_and\_Specs.txt


The New Specs were changed

Worked for 13s >

all specs already achieved nothing to do



# Trade Offs Prompt



## Future Work

### Future Work: Next-Generation EDA Framework

#### 1. Deployment of Localized LLMs

Investigating open-source models capable of running efficiently on accessible high-end personal hardware. The objective is to utilize parameter-efficient fine-tuning (PEFT) on targeted engineering models to approximate the reasoning capabilities of large-scale cloud APIs (e.g., Gemini Pro) while operating entirely locally, ensuring data privacy and cost-efficiency.

(e.g. Qwen , Gemma)

.

## Future Work

### 2. Building a Local Agentic Environment

Transitioning from proprietary cloud IDEs (such as Anti-Gravity or Claude Code) to a custom, local agentic environment built utilizing LangChain and LangGraph. While cloud IDEs remain a viable fallback for hosting open-source models to bypass token costs, a native LangGraph architecture resolves strict context-window limitations, enabling continuous, unhindered iterative design loops.

#### Implementation:

By utilizing Python frameworks like LangChain and LangGraph, we can construct a dedicated environment where our AI models have direct, unrestricted execution access to the local file system and simulation tools. While running open-source models through Anti-Gravity remains a fallback for free tokens, a native LangGraph setup removes chat-size bottlenecks and allows for infinite-context iterative design loops.

## Future Work

### **3.Improving the optimization technique**

Instead of relying on Ltspice as a black box that we automate from python , we can discuss the idea of making a native Python Circuit simulator .

We can model transistor as NN models and import them into Python using PyTorch library

(An approach I am currently taking to make my own simulator 'PyTorchSim')

Having your own simulator on python gives you access to the highly powerful tools and libraries in python

Modelling Transistors using symbolic models to approximate the behaviour rather than relying on actual spice models can boost the simulation and optimization speed .

## Future Work

The Genetic Algorithm is a superior optimizer but there sure is a better techniques .

Instead of having to use Blind optimizers we can utilize the NNs to model our transistor inside python and use a Python native simulator and a gradient based optimizer to reach the optimal point in less simulation runs .

(Not sure about whether the outcomes are fruitful)

One other way to model the transistors in Python is to use Symbolic Regression based models to approximate the behaviour and use the resulting equations in a gradient based optimizer .

## Future Work

### Advantage:

By modeling transistors directly as neural networks or utilizing symbolic approximations, we can exponentially accelerate simulation speeds. This architecture will allow stochastic optimization techniques—like our Universal Genetic Algorithm—to evaluate entire population generations simultaneously in native memory, entirely eliminating the crippling I/O overhead of writing and reading external SPICE netlists.

## Future Work

### 4. Multi-Agent Orchestration for EDA

Expanding the current automation pipeline into a collaborative, multi-agent AI framework. By assigning specialized algorithmic roles—such as a topology architect, a dataset generator for SPICE characterization, and a heuristic step-size optimizer—the local AI ecosystem can autonomously manage the entire circuit synthesis pipeline from high-level specifications down to final parameter sizing.

## Future Work

Evolve the current automation pipeline into a collaborative, multi-agent AI system.

### **Implementation:**

Instead of a single AI trying to handle the entire design flow, we can expand the LUT\_FinderAgent into a specialized "Swarm." For example:

**The Architect Agent:** Translates high-level human specs into a target topology.

## Future Work

### **The LUT\_FinderAgent (Data Engineer):**

Generates netlists and characterizes the PyTorchSim transistor models.

### **The Optimizer Agent:**

Actively manages the Genetic Algorithm budget and dynamically tunes the heuristic step sizes based on real-time loss function feedback.

This division of labor mirrors a real-world engineering team and maximizes the efficiency of the local LLM.